Go to Kingston.com  Homepage Öйú´ó½  

KHX image

HyperX DDR memory from Kingston

KHX: DDR½ðÊ¿¶ÙHyperXÄÚ´æ»ùÓÚ×îеÄDDR±ê×¼¶øÉè¼Æ£¬²¢ÔÚ½ðÊ¿¶ÙÆì½¢¹¤³§ÄÚ¾­¹ý100£¥²âÊÔ¡£Í¬Ê±£¬ÓµÓнðÊ¿¶Ù±ê×¼µÄÖÕÉí±£¹ÌµÄ³ÐŵºÍÃâ·Ñ¼¼ÊõÖ§³Ö¡£ÓµÓж¥¼¶Æ·ÖÊÔ­¼þºÍ¼«¾ß¾ºÕùÁ¦¼Û¸ñµÄ½ðÊ¿¶ÙHyperX£¬ÊÇÒªÇó×îÑϸñµÄÓÎÏ·Íæ¼ÒµÄÉϼÑ֮ѡ¡£HyperXÏÖÌṩµ¥Æ¬×°ºÍË«ÐŵÀרÓÃÁ½Æ¬×°¡£ µ¥Í¨µÀÄÚ´æÄ£×é... ˫ͨµÀÄÚ´æÄ£×é



µ¥Í¨µÀÄÚ´æÄ£×é
DDR 333MHz (PC2700)
½ðÊ¿¶Ù
²úÆ·ÁϺÅ
ÃèÊö®æ† ʱÂöµçѹ 
KHX2700/256 256MB 333MHz DDR Non-ECC CL22-2-2-5-12.6V(Datasheet)
KHX2700/512 512MB 333MHz DDR Non-ECC CL22-2-2-5-12.6V(Datasheet)

DDR 400MHz (PC3200)
½ðÊ¿¶Ù
²úÆ·ÁϺÅ
ÃèÊö®æ† ʱÂöµçѹ 
KHX3200A/256256MB 400MHz DDR Non-ECC CL22-3-2-6-12.6V(Datasheet)
KHX3200A/512512MB 400MHz DDR Non-ECC CL22-3-2-6-12.6V(Datasheet)
KHX3200A/1G1GB 400MHz DDR Non-ECC CL22-3-2-6-12.6V(Datasheet)


˫ͨµÀÄÚ´æÄ£×é
DDR 333MHz (PC2700)
½ðÊ¿¶Ù
²úÆ·ÁϺÅ
ÃèÊö®æ† ʱÂöµçѹ 
KHX2700K2/512512MB 333MHz DDR Non-ECC CL2
(Kit of 2 - 256MB)
2-2-2-5-12.6V(Datasheet)
KHX2700K2/1G1GB 333MHz DDR Non-ECC CL2
(Kit of 2 - 512MB)
2-2-2-5-12.6V(Datasheet)

DDR 400MHz (PC3200)
½ðÊ¿¶Ù
²úÆ·ÁϺÅ
ÃèÊö®æ† ʱÂöµçѹ 
KHX3200AK2/512 512MB 400MHz DDR Non-ECC CL2
(Kit of 2 - 256MB)
2-3-2-6-1 2.6V (Datasheet)
KHX3200AK2/1G 1GB 400MHz DDR Non-ECC CL2
(Kit of 2 - 512MB)
2-3-2-6-1 2.6V(Datasheet)
KHX3200K2/2G 2GB 400MHz DDR Non-ECC CL2.5
(Kit of 2 - 1GB)
2.5-3-3-7-1 2.6V(Datasheet)
KHX3200AK2/2G 2GB 400MHz DDR Non-ECC CL2
(Kit of 2 - 1GB)
2-3-2-6-1 2.6V(Datasheet)


DDR 667MHz (PC5300)
½ðÊ¿¶Ù
²úÆ·ÁϺÅ
ÃèÊö®æ† ʱÂöµçѹ 
KHX5300S2LLK2/2G2GB 667MHz DDR2 Low-Latency CL4
(Kit of 2 - 1GB)
4-4-4-121.8V(Datasheet)
KHX5300S2LLK2/4G4GB 667MHz DDR2 Low-Latency CL4
(Kit of 2 - 2GB)
4-4-4-121.8V(Datasheet)

† ÒÔÏÂÐÅÏ¢»á°ïÖúÄúÔÚµ÷ÕûÖ÷°å BIOS ÄÚ´æÑ¡ÏîµÄʱºò½øÐÐÊʵ±µÄÉ趨£¬ÒÔÈ·±£×î¼ÑµÄÐÔÄÜ¡£Çë×¢Ò⣬ÕâЩÉèÖÿÉÄÜ»áÓÉÓÚÖ÷°åÆ·ÅÆ£¯ÐÍºÅºÍ BIOS µÄÉý¼¶¶øÓÐËù²»Í¬¡£


ÀýÈç:

ʱÂö®É¯ß
KHX3200A/5122-3-2-6-1

®É¯ß¶¨Òå¼ò³Æ¹¦ÄÜ
2CAS LatencyCLDelay between activation of row and reading of row
3RAS to CAS
(or Row to Column Delay)
tRCDActivates row
2Row Precharge Delay
(or RAS Precharge Delay)
tRP/tRCPDeactivates row
6Row Active Delay
(or RAS Active Delay,
or time to ready)
tRA/tRD/tRASNumber of clock cycles between activation and deactivation of row
1Command RateCMD RateDelay between chip select and command

Çë×¢Òâ: ËùÓеĽðÊ¿¶Ù²úÆ·¶¼¾­¹ýÑϸñ²âÊÔÈ·±£·ûºÏÎÒÃǹ«²¼µÄ¹æ¸ñ¡£Ò»Ð©ÏµÍ³»òÖ÷»ú°åÅäÖÿÉÄÜÎÞ·¨ÔËÐÐÔÚ¹«²¼µÄHyperXÄÚ´æËٶȺÍʱ¼äÉ趨ÉÏ¡£½ðÊ¿¶Ù²»½¨ÒéʹÓÃÕßÊÔͼ³¬Ô½¹«²¼µÄËÙ¶È¡£³¬Æµ»òÕ߸ü¸ÄϵͳʱÂö¶¼¿ÉÄÜË𻵼ÆËã»ú×é¼þ¡£


© 2008 Kingston Technology Corporation - All Rights Reserved