Go to Kingston.com  Homepage ¥xÆW  

Products

Kingston¡A¥@¬É³Ì¤jªº¿W¥ß°O¾ÐÅé»â¾É¼t°Ó¡Aºa©¯¦a¦V¹CÀ¸©M¹q¸£ª±®a±j¤O±À¥XHyperX¨t¦C°O¾ÐÅé¡CHyperX°O¾ÐÅé¼Ò²Õ¾Ö¦³¸g¹L¯S®í³]­p¡B»s³y©M´ú¸Õªº§ó°ª³t²v©M§ó§C©µ®É¡CHyperX°O¾ÐÅé¦bDDR©MDDR2°O¾ÐÅé§Þ³N¤W³£¦³À³¥Î¡C»P¨ä¥L©Ò¦³Kingston°O¾ÐÅé¼Ò²Õ¤@¼Ë¡AHyperX¾Ö¦³100¢H´ú¸Õ¡B²×¨­«O©Tªº©Ó¿Õ©M§K¶O§Þ³N¤ä´©¡C

 
KHX FB-DIMM image KHX FB-DIMM

Kingston²{¤w´£¨Ñ°ª©Ê¯à¡A§C©µ¿ðªº 800MHz DDR2 ECC FE-DIMM ¦øªA¾¹°O¾ÐÅé
 
KHX SO-DIMM image KHX SO-DIMM

Kingston²{¤w´£¨Ñ°ª©Ê¯à¡A§C©µ¿ð®É¶¡ªº 667MHz DDR2 SO-DIMM µ§°O«¬¹q¸£°O¾ÐÅé
 
KHX DDR3 image KHX DDR3

DDR3 ¬O DDR °O¾ÐÅé¬ì§Þªº·s¤@¥N²£«~¡C¥¦¬ODDR ©M DDR2 ªº¶i¤Æª©¡A¯à°÷±a¨Ó§ó§Öªº¶Ç°e³t«× (¶W¶V 1333MHz)¡A§ó§Cªº¯Ó¹q¶q©M´²¼ö©Ê¡C¦ý¥¦©M DDR ©M DDR2 ªº¥D¾÷ªO¤£¬Û®e¡A¦]¬°¥¦ªº¼Ò²Õ³sµ²¡B¹qÀ£¡B©M DRAM §Þ³N³£¤£¬Û®e¡CDDR3 HyperX ²{¤w´£¨Ñ PC3-1375 ©M PC3-1500 ³t²vªº²£«~¡C
 
KHX DDR2 image KHX DDR2

KHX: DDR2¡XHyperX DDR2°O¾ÐÅé¬O¤U¤@¥NDDR°O¾ÐÅé§Þ³N¡CHyperX DDR2°O¾ÐÅé¼Ò²Õ´£¨Ñ¸ûDDR°O¾ÐÅé§ó§Öªº³t«×¡B§ó§Cªº©µ¿ð¡B§ó°ªªº¸ê®Æ¶Ç¿éÀW¼e©M§ó§Cªº¯Ó¹q¶q¡C¥Ñ©ó¼Ò²Õ³s±µ¡B¹qÀ£©MDRAM§Þ³N¤Wªº¤£¬Û®e©Ê¡ADDR2°O¾ÐÅé¼Ò²Õ¤£¯à¦V¤U¬Û®e©ó¨Ï¥ÎDDR§Þ³Nªº¥D¾÷ªO¡CDDR2 HyperX²{¦³±qPC2-4300¨ìPC2-9600ªº³t«×¡A¤Î1GB©M2GBÂù³q¹D¥]¸Ë¡C
 
KHX DDR image KHX DDR

KHX¡GDDR ¡X Kingston HyperX°O¾ÐÅé°ò©ó³Ì·sªºDDR³W®æ¦Ó³]­p¡A¨Ã¦bKingstonºXÄ¥¤u¼t¤¤¸g¹L100¢H´ú¸Õ¡CHyperX DDR¼Ò²Õªº³t«×½d³ò±qPC2700¨ìPC4300¡CHyperX¦P®É¾Ö¦³³æ¤ù¸Ë©MÂù³q¹D¨â¤ù¸Ë¡C
 
KRX image KRX

KRX¡GKingston HyperX DDR400 Registered¼Ò²Õ±M¬°¨Ï¥Î¤ä´©AMD Athlon 64 FX³B²z¾¹ªº¥D¾÷ªO¦Ó³]­p¡CKingston Registered DDR400¼Ò²Õ²{´£¨Ñ1GB©M2GBÂù³q¹D¨â¤ù¸Ë¡C




† ¥H¤U¸ê°T·|À°§U±z¦b½Õ¾ã¥D¾÷ªO BIOS °O¾ÐÅ骺®É­Ô¶i¦æ¾A·íªº³]©w¡A¥H½T«O³Ì¨Îªº©Ê¯à¡C½Ðª`·N¡A³o¨Ç³]¸m¥i¯à·|¥Ñ©ó¥D¾÷ªO«~µP¡þ«¬¸¹©M BIOS ªº¤É¯Å¦Ó¦³©Ò¤£¦P¡C


¨Ò¦p:

®Æ¸¹®É¯ß
KHX3200A/5122-3-2-6-1

®É¯ß©w¸qÁY¼g¥\¯à
2CAS LatencyCLDelay between activation of row and reading of row
3RAS to CAS
(or Row to Column Delay)
tRCDActivates row
2Row Precharge Delay
(or RAS Precharge Delay)
tRP/tRCPDeactivates row
6Row Active Delay
(or RAS Active Delay,
or time to ready)
tRA/tRD/tRASNumber of clock cycles between activation and deactivation of row
1Command RateCMD RateDelay between chip select and command

½Ðª`·N: ©Ò¦³ªºKingston²£«~³£¸g¹LÄY®æ´ú¸Õ½T«O§Ú­Ì¤½§Gªº³W®æ¡C¤@¨Ç¨t²Î©Î¥D¾÷ªO°t¸m¥i¯à¤£·|¹B¦æ¦b¤½§GªºHyperX°O¾ÐÅé³t«×©M®É¶¡³]©w¤W¡CKingston¤£ÃÙ¦¨¨Ï¥ÎªÌ¸Õ¹Ï¶W¶V¤½§Gªº³t«×¡C¶WÀW©ÎªÌ§ó§ï¨t²Î®É¯ß³£¥i¯à·lÃa¹q¸£¤¸¥ó¡C


© 2008 Kingston Technology Corporation - All Rights Reserved