Go to Kingston.com  Homepage ¥xÆW  

KHX image

HyperX DDR°O¾ÐÅé

Kingston HyperX°O¾ÐÅé°ò©ó³Ì·sªºDDR¼Ð·Ç¦Ó³]­p¡A¨Ã¦bKingston ºXÄ¥¤u¼t¤º¸g¹L100¢H´ú¸Õ¡C¦P®É¡A¾Ö¦³Kingston ¼Ð·Çªº²×¨­«O©Tªº©Ó¿Õ©M§K¶O§Þ³N¤ä´©¡C¾Ö¦³³»¯Å«~½è­ì¥ó©M·¥¨ãÄvª§¤O»ù®æªºKingston HyperX¡A¬O­n¨D³ÌÄY®æªº¹CÀ¸ª±®aªº³Ì¨Î¿ï¾Ü¡C

HyperX²{´£¨Ñ³æ³q¹D©MÂù³q¹D±M¥Î¨â¤ù¸Ë¡C



³æ¤ù¥]¸Ë°O¾ÐÅé¼Ò²Õ
DDR 333MHz (PC2700)
Kingston
²£«~«¬¸¹
²£«~³W®æ† ©µ¿ð®É§Ç¹qÀ£ 
KHX2700/256 256MB 333MHz DDR Non-ECC CL22-2-2-5-12.6V(Datasheet)
KHX2700/512 512MB 333MHz DDR Non-ECC CL22-2-2-5-12.6V(Datasheet)

DDR 400MHz (PC3200)
Kingston
²£«~«¬¸¹
²£«~³W®æ † ©µ¿ð®É§Ç ¹qÀ£
KHX3200A/256256MB 400MHz DDR Non-ECC CL22-3-2-6-12.6V(Datasheet)
KHX3200A/512512MB 400MHz DDR Non-ECC CL22-3-2-6-12.6V(Datasheet)
KHX3200A/1G1GB 400MHz DDR Non-ECC CL22-3-2-6-12.6V(Datasheet)


Âù¤ù¥]¸Ë°O¾ÐÅé¼Ò²Õ
DDR 333MHz (PC2700)
Kingston
²£«~«¬¸¹
²£«~³W®æ † ©µ¿ð®É§Ç¹qÀ£ 
KHX2700K2/512512MB 333MHz DDR Non-ECC CL2
(Kit of 2 - 256MB)
2-2-2-5-12.6V(Datasheet)
KHX2700K2/1G1GB 333MHz DDR Non-ECC CL2
(Kit of 2 - 512MB)
2-2-2-5-12.6V(Datasheet)

DDR 400MHz (PC3200)
Kingston
²£«~«¬¸¹
²£«~³W®æ † ©µ¿ð®É§Ç¹qÀ£ 
KHX3200AK2/512 512MB 400MHz DDR Non-ECC CL2
(Kit of 2 - 256MB)
2-3-2-6-1 2.6V (Datasheet)
KHX3200AK2/1G 1GB 400MHz DDR Non-ECC CL2
(Kit of 2 - 512MB)
2-3-2-6-1 2.6V(Datasheet)
KHX3200K2/2G 2GB 400MHz DDR Non-ECC CL2.5
(Kit of 2 - 1GB)
2.5-3-3-7-1 2.6V(Datasheet)
KHX3200AK2/2G 2GB 400MHz DDR Non-ECC CL2
(Kit of 2 - 1GB)
2-3-2-6-1 2.6V(Datasheet)


DDR 667MHz (PC5300)
Kingston
²£«~«¬¸¹
²£«~³W®æ † ©µ¿ð®É§Ç¹qÀ£ 
KHX5300S2LLK2/2G2GB 667MHz DDR2 Low-Latency CL4
(Kit of 2 - 1GB)
4-4-4-121.8V(Datasheet)
KHX5300S2LLK2/4G4GB 667MHz DDR2 Low-Latency CL4
(Kit of 2 - 2GB)
4-4-4-121.8V(Datasheet)

† ¥H¤U¸ê°T·|À°§U±z¦b½Õ¾ã¥D¾÷ªO BIOS °O¾ÐÅ骺®É­Ô¶i¦æ¾A·íªº³]©w¡A¥H½T«O³Ì¨Îªº©Ê¯à¡C½Ðª`·N¡A³o¨Ç³]¸m¥i¯à·|¥Ñ©ó¥D¾÷ªO«~µP¡þ«¬¸¹©M BIOS ªº¤É¯Å¦Ó¦³©Ò¤£¦P¡C


¨Ò¦p:

®Æ¸¹ ®É§Ç
KHX3200A/5122-3-2-6-1

®É§Ç©w¸qÁY¼g¥\¯à
2CAS LatencyCLDelay between activation of row and reading of row
3RAS to CAS
(or Row to Column Delay)
tRCDActivates row
2Row Precharge Delay
(or RAS Precharge Delay)
tRP/tRCPDeactivates row
6Row Active Delay
(or RAS Active Delay,
or time to ready)
tRA/tRD/tRASNumber of clock cycles between activation and deactivation of row
1Command RateCMD RateDelay between chip select and command

½Ðª`·N: ©Ò¦³ªºKingston²£«~³£¸g¹LÄY®æ´ú¸Õ½T«O§Ú­Ì¤½§Gªº³W®æ¡C¤@¨Ç¨t²Î©Î¥D¾÷ªO°t¸m¥i¯à¤£·|¹B¦æ¦b¤½§GªºHyperX°O¾ÐÅé³t«×©M®É¶¡³]©w¤W¡CKingston¤£ÃÙ¦¨¨Ï¥ÎªÌ¸Õ¹Ï¶W¶V¤½§Gªº³t«×¡C¶WÀW©ÎªÌ§ó§ï¨t²Î®É¯ß³£¥i¯à·lÃa¹q¸£¤¸¥ó¡C


© 2008 Kingston Technology Corporation - All Rights Reserved